Methods and systems for implementing dummy fill for integrated circuits

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 7757195
APP PUB NO 20070101305A1
SERIAL NO

11641235

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A method and system are described to reduce process variation as a result of the electrochemical deposition (ECD), also referred to as electrochemical plating (ECP), and chemical mechanical polishing (CMP) processing of films in integrated circuit manufacturing processes. The described methods use process variation and electrical impact to direct the insertion of dummy fill into an integrated circuit.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
CADENCE DESIGN SYSTEMS INCSAN JOSE CA

International Classification(s)

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Mehrotra, Vikas Fremont, US 17 2363
Smith, Taber H Fremont, US 25 4092
White, David Cambridge, US 206 7185

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation