Systems and methods for improved bit loading for discrete multi-tone modulated multiple latency applications
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
Oct 12, 2010
Issued Date -
N/A
app pub date -
Nov 14, 2006
filing date -
Nov 14, 2005
priority date (Note) -
In Force
status (Latency Note)
Importance
Abstract
Systems and methods for performing bit loading in a dual latency data transmission system. In a computer network, such as an XDSL-based network, carrier channels are allocated between two latency paths. Error sensitive information is transmitted over a latency path employing one or more forward error correction techniques. Latency sensitive information that is relatively more tolerant of errors is transmitted over the other latency path. Rather than employing the lowest coding gain for carrier channels having the two different latency paths, the highest coding gain for each path is used by applying different target S-N-R margins for carrier channels having different latency paths.
First Claim
Family
International Classification(s)
- [Classification Symbol]
- [Patents Count]
Cited Art Landscape
Patent Citation Ranking
Advertisement
Advertisement
Advertisement
Recipient Email Address
Recipient Email Address
Comment
Recipient Email Address
Add to Portfolio(s)
To add this patent to one, or more, of your portfolios, simply click the add button.
This Patent is in these Portfolios:
Add to additional portfolios:
Last Refreshed On:
Changes done successfully