Structure and method of making capped chip having discrete article assembled into vertical interconnect

Number of patents in Portfolio can not be more than 2000

United States of America Patent

APP PUB NO 20070138644A1
SERIAL NO

11300900

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A capped chip is provided which includes a chip having a front surface, a plurality of conductive features exposed at the front surface and a cap. The cap has an inner surface facing the front surface of the chip, an outer surface opposite the inner surface, and a through hole extending from the outer surface to the inner surface. A conductive interconnect extends at least partially through the through hole. The interconnect includes a conductive article which occupies a substantial portion of a volume of the interconnect and the interconnect further includes a flowable conductive medium which joins the conductive article to at least one of the plurality of conductive features of the chip or to the cap.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
TESSERA INC3025 ORCHARD PARKWAY SAN JOSE CA 95134

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Burtzlaff, Robert Santa Clara, CA 9 969
Haba, Belgacem Saratoga, CA 718 20815
Humpston, Giles Aylesbury, GB 82 3934
McWilliams, Bruce M San Jose, CA 14 582

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation