Optimizing write and wear performance for a memory
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
Dec 16, 2014
Issued Date -
N/A
app pub date -
Dec 16, 2005
filing date -
Dec 16, 2005
priority date (Note) -
In Force
status (Latency Note)
Importance
Abstract
In an example embodiment, data is transferred from a higher speed memory to a lower speed memory or data storage device after determining a size of a block of data to be written to the lower speed memory. In an example embodiment data is collected in the higher speed memory until an amount of collected data is equal to or greater than the size of the block to be written, and then the collected data is transferred to the lower speed memory or data storage. In an example embodiment, the block size can be a predefined erase block size of the lower speed memory. In an example embodiment, the lower speed device is a flash memory.
First Claim
Family
International Classification(s)
Cited Art Landscape
Patent Citation Ranking
Advertisement
Advertisement
Advertisement
Recipient Email Address
Recipient Email Address
Comment
Recipient Email Address
Add to Portfolio(s)
To add this patent to one, or more, of your portfolios, simply click the add button.
This Patent is in these Portfolios:
Add to additional portfolios:
Last Refreshed On:
Changes done successfully