Semiconductor package, substrate with conductive post, stacked type semiconductor device, manufacturing method of semiconductor package and manufacturing method of stacked type semiconductor device

Number of patents in Portfolio can not be more than 2000

United States of America Patent

APP PUB NO 20070164457A1
SERIAL NO

11654670

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A semiconductor package comprising: a substrate containing a wiring pattern connected to a plurality of external electrodes; one or more semiconductor chips connected to the wiring pattern and mounted on the substrate; a conductive post connected to a predetermined the external electrode and functioning as a relay electrode in a vertical direction; and a resin sealing layer for integrally sealing the semiconductor chips and the conductive post in a state in which an upper end face of the conductive post is exposed.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
NEC TOPPAN CIRCUIT SOLUTIONS INC2-7 YAESU 2-CHOME CHUO-KU TOKYO
ELPIDA MEMEORY INC2-1 YAESU 2-CHOME CHUO-KU TOKYO 104-0028

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Nakamura, Hirofumi Tokyo, JP 120 1209
Yamaguchi, Masahiro Tokyo, JP 178 2408

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation