Shallow trench isolation (STI) devices and processes

Number of patents in Portfolio can not be more than 2000

United States of America Patent

APP PUB NO 20070200196A1
SERIAL NO

11361585

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

Improved shallow trench isolation (STI) techniques are provided for semiconductor devices. For example, in accordance with an embodiment of the present invention, an integrated circuit includes a substrate, a first trench in the substrate, and a second trench in the substrate. A first transistor region in the substrate is adjacent to and between the first and second trenches. A silicon dioxide liner substantially lines the first and second trenches. A silicon nitride liner is on the silicon dioxide liner in the first trench but not on the silicon dioxide liner in the second trench. A dielectric material fills the first and second trenches.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
LATTICE SEMICONDUCTOR CORPORATION5555 NE MOORE CT HILLSBORO OR 97124

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Agam, Moshe Portland, OR 28 129
Kumar, Anish Portland, OR 11 49
Kwon, Gary Portland, OR 1 6

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation