Branching and Behavioral Partitioning for a VLIW Processor

Number of patents in Portfolio can not be more than 2000

United States of America Patent

SERIAL NO

11735865

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

In one aspect, the present invention overcomes the limitations of the prior art by provident a logic simulation ;system that uses a VLIW simulation processor with many parallel processor elements to accelerate the simulation of synthesizable tasks but that also supports non-synthesizable tasks and/or branching. In one approach, the VLIW simulation processor is based on an architecture that does not have an on-chip instruction cache. Instead, VLIW instruction words stream in directly from a program memory and the individual processor elements are programmed continuously based on the instruction words. This also allows the efficient implementation of side-entrance jumps, where a region of code can be entered in the middle of the region rather than always requiring entrance from the top. In another aspect, non-synthesizable tasks can be efficiently handled by exception handlers.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
LIGA SYSTEMS INC1277 BORREGAS AVENUE #150 SUNNYVALE CA 94089

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Colwill, Paul Morgan Hill, CA 2 61
Sahai, Paraminder S San Jose, CA 4 58
Verheyen, Henry T San Jose, CA 10 250
Watt, William San Jose, CA 8 164

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation