Method of forming sub-100nm narrow trenches in semiconductor substrates

Number of patents in Portfolio can not be more than 2000

United States of America Patent

APP PUB NO 20070238251A1
SERIAL NO

11399046

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A method to form a narrow trench within a semiconductor substrate includes exemplary steps of: (a) A CVD layer such as SiO.sub.2 represented as 'CVD1' is deposited on top of a semiconductor surface followed by a different type of CVD layer such as SiON or Si.sub.3N.sub.4 (represented by 'CVD2' deposited on top of 'CVD1'. (b) A 0.2 um trench is formed by partially etching a trench in the CVD deposited layers with a substantial 'CVD1' thickness left in order to act as a hard mask layer in the later stage. (c) A thin layer of polysilicon is then deposited in the trench such that the polysilicon covers conformally on the trench wall, trench bottom and on top of the 'CVD2' layer. (d) The polysilicon at the trench bottom is then blanket etched to expose the 'CVD1' substrate again. (e) The remaining 'CVD1' substrate, which is exposed now at the trench bottom, will go through a 'CVD1' etching process with good selectivity to Polysilicon and 'CVD2' in order to expose the semiconductor substrate at trench bottom. (f) The narrow 'CVD1' trench, which is now formed, will go through another etching process to etch the semiconductor substrate with the narrow 'CVD1' trench acting as a hard mask. In preferred embodiments, the method of the present invention is used to manufacture trenched MOSFET device.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
M-MOS SEMICONDUCTOR SDN BHDNot Provided

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Hshieh, Fwu-Iuan Saratoga, CA 163 5785
Liau, Chu Yaw Singapore, SG 1 2
Liew, Patsda Ai Ching Kuching, MY 1 2

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation