Process for designing a circuit for synchronizing data asychronously exchanged between two synchronous blocks, and synchronization circuit fabricated by same
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
N/A
Issued Date -
Nov 22, 2007
app pub date -
Jul 7, 2006
filing date -
May 16, 2006
priority date (Note) -
Abandoned
status (Latency Note)
Importance
Abstract
The process relates to the design of a circuit for synchronizing data asynchronously exchanged between two synchronous blocks. The circuit comprises at least one critical flip-flop capable of generating a decision signal for receiving a new data value. The process furthermore comprises: a step (20) for measuring the gain of the combinational loop of the critical flip-flop generating the decision signal for receiving a new data value; a step (21) for estimating a metastability resolution time from the said gain and a predetermined statistical mean time between failures; and a step (22) for adding the said resolution time to the synthesis time parameter of the said critical flip-flop or flip-flops, the said time parameter comprising the propagation time of the active edge of the clock timing signal of the receiving block, from the input of the said signal to the output of a critical flip-flop.
First Claim
Family
International Classification(s)
Cited Art Landscape
Patent Citation Ranking
Advertisement
Advertisement
Advertisement
Recipient Email Address
Recipient Email Address
Comment
Recipient Email Address
Add to Portfolio(s)
To add this patent to one, or more, of your portfolios, simply click the add button.
This Patent is in these Portfolios:
Add to additional portfolios:
Last Refreshed On:
Changes done successfully