SEMICONDUCTOR MEMORY AND DATA TRANSFER SYSTEM
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
N/A
Issued Date -
Jan 24, 2008
app pub date -
Jun 12, 2007
filing date -
Jun 27, 2006
priority date (Note) -
Abandoned
status (Latency Note)
Importance
Abstract
A semiconductor memory includes a memory array and a scramble/descramble unit. The scramble/descramble unit scrambles read data read from the memory array to generate output data, and descrambles a received scrambled signal to generate a command for the memory array. The scramble/descramble unit updates a method of generating keys used for scrambling/descrambling when one selected between at least two out of the scrambled signal, the command, the read data, and the output data satisfies prescribed conditions, respectively.
First Claim
Family
International Classification(s)
Cited Art Landscape
Patent Citation Ranking
Advertisement
Advertisement
Advertisement
Recipient Email Address
Recipient Email Address
Comment
Recipient Email Address
Add to Portfolio(s)
To add this patent to one, or more, of your portfolios, simply click the add button.
This Patent is in these Portfolios:
Add to additional portfolios:
Last Refreshed On:
Changes done successfully