Self Terminating Overburden Free Plating (STOP) Of Metals On Patterned Wafers

Number of patents in Portfolio can not be more than 2000

United States of America Patent

APP PUB NO 20080110759A1
SERIAL NO

11559480

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A method of performing electrochemical deposition is provided to minimize overburden. A constant plating voltage (and a variable plating current) is applied across a semiconductor structure (e.g., patterned dielectric layer) and a metal electrode, which are both submerged in an electrolyte that contains both suppressor and accelerator molecules. The constant plating voltage is selected such that the suppressor molecules are predominantly active on the flat upper surface of the patterned dielectric layer, and the accelerator molecules are predominantly active within the patterned features of the patterned dielectric layer. As a result, metal is deposited at a relatively high rate within the patterned features, and at a relatively low rate on the flat upper surface areas of the patterned dielectric layer. Consequently, the patterned features are filled with metal before significant overburden can be formed over the flat upper surface areas of the patterned dielectric layer.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
TOWER SEMICONDUCTOR LTDRAMAT GAVRIEL INDUSTRIAL PARK 20 SHAUL AMOR AVENUE P O BOX 619 MIGDAL HAEMEK 2310502
TECHNION RESEARCH & DEVELOPMENT FOUNDATIONHAIFA

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Ein-Eli, Yair Haifa, IL 19 76
Kovler, Mark Migdal Haemek, IL 6 31
Sarosvetsky, David Yokneam, IL 1 0
Sezin, Nina Haifa, IL 9 153

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation