Importance

Loading Importance Indicators...

Abstract

A non-volatile memory device that has a cache register coupled between each pair of bit lines and, in one embodiment, a data cache coupled between each pair of bit lines. The cache register toggles a bit when a memory cell on one of the bit lines to which it is coupled is successfully programmed. The set bit inhibits further programming on that bit line. The data cache is programmed with the original data to be programmed in the particular memory cell coupled to the respective bit line. A programming method performs a programming/verification operation until the memory cell is programmed. The data cache is then read and this data is used in a secondary programming operation, after the initial programming/verification operation, on the same memory cells.

Loading the Abstract Image...

First Claim