INTEGRATED CIRCUIT PACKAGE WITH SOLDERED LID FOR IMPROVED THERMAL PERFORMANCE

Number of patents in Portfolio can not be more than 2000

United States of America Patent

APP PUB NO 20080290502A1
SERIAL NO

11753591

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

An integrated circuit die includes a circuit surface and a back surface opposite the circuit surface. An underbump metallurgy is formed on a back surface. A layer of solder is formed on the underbump metallurgy.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
LSI LOGIC CORPORATION1621 BARBER LANE MS AD-106 MILPITAS CA 95035

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Kutlu, Zafer Menlo Park, CA 14 30

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation