
US Patent Application No: 2009/0031,115
Number of patents in Portfolio can not be more than 2000
METHOD FOR HIGH INTEGRITY AND HIGH AVAILABILITY COMPUTER PROCESSING
Stats
-
Jan 29, 2009
Publication date -
Jun 13, 2008
filing date -
12/138,741
serial no -
Granted
status
Importance
Abstract
A method of providing high integrity checking for an N-lane computer processing module (Module), N being an integer greater than equal to two. The method comprises the steps of: detecting, by a data Output Management unit (OM), when any of the N processing lanes sends different output data; configuring each Hosted Application as either normal or high integrity; for the Hosted Applications configured as high integrity, running an identical version of the software source code targeted for similar or dissimilar microprocessors on all N processing lanes, and activating a Time Management Unit, Critical Regions Management Unit, data Input Management Unit and data Output Management Unit for each of the N processing lanes; and for the Hosted Applications configured as normal integrity, running a copy of the software on one of the N processing lanes, and not activating the Time Management Unit, Critical Regions Management Unit, Input Management Unit and Output Management Unit for the one activated processing lane while that Hosted Application is running.
First Claim
Related Publications
International Classification(s)
- [Classification Symbol]
- [Patents Count]