ESD PROTECTION CIRCUITS FOR MIXED-VOLTAGE BUFFERS

Number of patents in Portfolio can not be more than 2000

United States of America Patent

APP PUB NO 20090040668A1
SERIAL NO

11837306

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

An ESD protection circuit that protects a mixed-voltage input/output (I/O) buffer circuit in an integrated circuit is provided. The ESD protection circuit includes an ESD discharging circuit coupled to the I/O pad and ESD detection circuit coupled to the discharging circuit providing a means for detecting an ESD and triggering the discharging circuit to conduct the ESD to ground. The ESD discharging circuit comprises stacked NMOS transistors or a field oxide device (FOD). The protection circuit can also be used in an ESD protection circuit for a high-voltage-tolerant input pad or to protect multiple input pads and/or multiple I/O pads in an integrated circuit.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
TRANSPACIFIC IP LTD10TH FL -1A NO 207 DUNHUA N ROAD TAIPEI CITY 105 R O C

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Chen, Zi-Ping Hsinchu, TW 19 176
Jiang, Hsin-Chin Hsinchu, TW 31 299
Ker, Ming-Dao Hsinchu, TW 2 21

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation