Processor architecture for executing transfers between wide operand memories

Number of patents in Portfolio can not be more than 2000

United States of America Patent

APP PUB NO 20090089540A1
SERIAL NO

11982202

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A programmable processor and method for improving the performance of processors by expanding at least two source operands, or a source and a result operand, to a width greater than the width of either the general purpose register or the data path width. The present invention provides operands which are substantially larger than the data path width of the processor by using the contents of a general purpose register to specify a memory address at which a plurality of data path widths of data can be read or written, as well as the size and shape of the operand. In addition, several instructions and apparatus for implementing these instructions are described which obtain performance advantages if the operands are not limited to the width and accessible number of general purpose registers.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
MICROUNITY SYSTEMS ENGINEERING INC4 MAIN STREET SUITE 100 LOS ALTOS CA 94022

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Hansen, Craig Los Altos, US 68 3025
Massalin, Alexia San Jose, US 30 1318
Moussouris, John Palo Alto, US 65 3122

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation