Method and system for providing a reliable semiconductor assembly

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 8487428
APP PUB NO 20090127704A1
SERIAL NO

11942794

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A semiconductor assembly is provided that includes a substrate. A first set of non-conductive hedges is disposed on and protrudes from a first surface of the substrate. A chip is coupled to and spaced apart from the substrate. The chip has a second surface facing the first surface of the substrate. A second set of non-conductive hedges is disposed on and protrudes from the second surface of the chip. The first set of hedges is configured and positioned to engage the second set of hedges to restrict movement of the substrate with respect to the chip. The second set of hedges is configured and positioned to engage the first set of hedges to restrict movement of the chip with respect to the substrate.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

  • FUJITSU LIMITED

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Lee, Michael G San Jose, US 77 2750

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation

Maintenance Fees

Fee Large entity fee small entity fee micro entity fee due date
11.5 Year Payment $7400.00 $3700.00 $1850.00 Jan 16, 2025
Fee Large entity fee small entity fee micro entity fee
Surcharge - 11.5 year - Late payment within 6 months $160.00 $80.00 $40.00
Surcharge after expiration - Late payment is unavoidable $700.00 $350.00 $175.00
Surcharge after expiration - Late payment is unintentional $1,640.00 $820.00 $410.00