Circuit having a multidimensional structure of configurable cells that include multi-bit-wide inputs and outputs

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 7822968
SERIAL NO

12368709

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A cascadable arithmetic and logic unit (ALU) which is configurable in function and interconnection. No decoding of commands is needed during execution of the algorithm. The ALU can be reconfigured at run time without any effect on surrounding ALUs, processing units or data streams. The volume of configuration data is very small, which has positive effects on the space required and the configuration speed. Broadcasting is supported through the internal bus systems in order to distribute large volumes of data rapidly and efficiently. The ALU is equipped with a power-saving mode to shut down power consumption completely. There is also a clock rate divider which makes it possible to operate the ALU at a slower clock rate. Special mechanisms are available for feedback on the internal states to the external controllers.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

  • PACT XPP TECHNOLOGIES AG

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Münch, Robert Uhlandstrasse 30 10 153
Vorbach, Martin Gotthardstrasse 117a 174 5370

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation