Importance

Loading Importance Indicators...

Abstract

A method for ramping a high-speed clock to control power surge in an integrated circuit when transitioning from a low power holdstate to an operational state where the integrated circuit includes selected logic circuits adapted to be maintained in the holdstate. A core clock signal including a plurality of core clock pulses is gated with a ramping signal. The ramping signal includes a series of staged signals having gating pulses. Each staged signal is separated by a ramp interval, where the series of staged signals successively enables increasing numbers of clocking pulses from the core clock signal to be transmitted to a holdstate output until a predetermined operational core clock frequency is transmitted to the holdstate output bringing the integrated circuit to the operational state.

Loading the Abstract Image...

First Claim