US Patent Application No: 2009/0313,507

Number of patents in Portfolio can not be more than 2000

Generation of trace data in a multi-processor system

1 Status Updates

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A data processing apparatus is provided having a plurality of processing circuits each having access to a memory. Tracing circuitry is provided for generating a stream of trace data for generating a stream of trace data corresponding to at least one of the plurality of processing circuits. Selection circuitry is provided to enable selective switching of the tracing circuitry from generating a first trace data stream corresponding to a first one of the plurality of processing circuits generating a second different trace data stream corresponding to a different one of the plurality of processing circuits. The selective switching is performed in dependence upon processing state information associating with one or more of the plurality of processing circuits. A corresponding method and computer program product are also provided.

Loading the Abstract Image... loading....

First Claim

See full text

all claims..

Related Publications

Loading Related Publications... loading....

Patent Owner(s)

Patent OwnerAddressTotal Patents
ARM LIMITEDCAMBRIDGE911

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Hart, David Kevin Cambridge, GB 6 14
Rose, Andrew Christopher Cambridge, GB 74 121
Swaine, Andrew Brookfield Cambridge, GB 53 159
Williams, Michael John Ely, GB 93 313

Patent Citation Ranking

Forward Cite Landscape

Patent Info (Count) # Cites Year
 
VIA TECHNOLOGIES, INC. (5)
8,495,344 Simultaneous execution resumption of multiple processor cores after core state information dump to facilitate debugging via multi-core processor simulator using the state information 0 2010
8,464,032 Microprocessor integrated circuit with first processor that outputs debug information in response to reset by second processor of the integrated circuit 0 2010
8,443,175 Microprocessor with first processor for debugging second processor 0 2010
8,762,779 Multi-core processor with external instruction execution rate heartbeat 0 2010
8,639,919 Tracer configuration and enablement by reset microcode 0 2011
 
ADVANCED MICRO DEVICES, INC. (2)
8,782,645 Automatic load balancing for heterogeneous cores 0 2011
8,683,468 Automatic kernel migration for heterogeneous cores 0 2011
 
ARM LIMITED (1)
7,809,989 Performing diagnostic operations upon an asymmetric multiprocessor apparatus 0 2007
 
WESTERN DIGITAL TECHNOLOGIES, INC. (1)
8,612,650 Virtual extension of buffer to reduce buffer overflow during tracing 0 2012

Full Text

 
loading....