Delay line circuit for generating a fixed delay

Number of patents in Portfolio can not be more than 2000

United States of America Patent

APP PUB NO 20100007397A1
SERIAL NO

12218457

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A delay line circuit is provided. The delay line circuit includes a reference voltage generating circuit that generates a reference voltage, the reference voltage having a positive temperature coefficient. The delay line circuit also includes a voltage regulating circuit that generates a regulated voltage in response to the generated reference voltage as an input, and a delay chain circuit coupled to the voltage regulator to receive the regulated voltage, the delay chain circuit outputting a delay signal. In an embodiment consistent with the present invention, the reference voltage generating circuit includes a bandgap reference voltage circuit. In another embodiment consistent with the present invention, the reference voltage generating circuit includes a proportional to absolute temperature (PTAT) circuit.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
INTEGRATED DEVICE TECHNOLOGY INC6024 SILVER CREEK VALLEY ROAD SAN JOSE CA 95138

International Classification(s)

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Wang, Yanbo Shanghai, CN 59 1271
Wang, Yong Shanghai, CN 993 8710
Zhang, Shengyuan Shanghai, CN 5 19

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation