INTEGRATED CIRCUIT SYSTEM EMPLOYING SINGLE MASK LAYER TECHNIQUE FOR WELL FORMATION

Number of patents in Portfolio can not be more than 2000

United States of America Patent

APP PUB NO 20100009527A1
SERIAL NO

12172724

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A method for manufacturing an integrated circuit system that includes: providing a substrate; forming a mask layer over the substrate; implanting a first well through an opening in the mask layer into the substrate; and implanting a second well through the mask layer and the opening via a single implant into the substrate.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
CHARTERED SEMICONDUCTOR MANUFACTURING LTD60 WOODLANDS INDUSTRIAL PARK D STREET 2 SINGAPORE 738406

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Gao, Wenzhi Singapore, SG 11 136
Hsia, Liang-Choo Singapore, SG 53 849
Lai, Chung Woh Singapore, SG 30 238
Lee, Yong Meng Singapore, SG 49 431
Liu, Huang Singapore, SG 123 799
Lun, Zhao Singapore, SG 24 335
Mishra, Shailendra Singapore, SG 57 2745
Widodo, Johnny Singapore, SG 31 472

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation