METHOD FOR FABRICATING A SEMICONDUCTOR DEVICE WITH SELF-ALIGNED STRESSOR AND EXTENSION REGIONS

Number of patents in Portfolio can not be more than 2000

United States of America Patent

APP PUB NO 20100047985A1
SERIAL NO

12194246

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

Methods are provided for fabricating a MOS transistor having self-aligned stressor and extension regions. A method comprises forming a gate stack overlying a layer of semiconductor material and forming a spacer about sidewalls of the gate stack. The method further comprises forming cavities in the layer of semiconductor material, wherein the cavities are substantially aligned with the spacer. The method further comprises forming a stress-inducing semiconductor material in the cavities, and implanting ions of a conductivity-determining impurity type into the stress-inducing semiconductor material using the gate stack and the spacer as an implantation mask.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
AIRBUS OPERATIONS SAS316 ROUTE DE BAYONNE 31060 TOULOUSE

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
DAKSHINA, MURTHY Srikanteswara Singapore, SG 15 333
GERHARDT, Martin Dresden, DE 27 270

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation