US Patent Application No: 2010/0156,488

Number of patents in Portfolio can not be more than 2000

DELAY-LOCKED LOOP CIRCUIT CONTROLLED BY COLUMN STROBE WRITE LATENCY

ALSO PUBLISHED AS: 8049545

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

The DLL circuit includes a control circuit which controls bias currents of the unit delay circuits according to an externally input column address strobe writing latency (CWL) signal, and/or a DCC control circuit which adjusts steps of a DCC current of the DCC according to the externally input column address strobe writing latency (CWL) signal. The CWL signal may be input by a semiconductor memory device and may be indicative of a column address strobe writing latency of the semiconductor memory device. The semiconductor memory device may be a double data rate (DDR) synchronous DRAM (SDRAM) device.

Loading the Abstract Image... loading....

First Claim

See full text

all claims..

Related Publications

Loading Related Publications... loading....

Patent Owner(s)

Patent OwnerAddressTotal Patents
SAMSUNG ELECTRONICS CO., LTD.SUWON-SI GYEONGGI-DO52017

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Hyun, Seok-Hun - 8 18
Kim, Yang-ki Seoul, KR 23 33

Patent Citation Ranking

Forward Cite Landscape

Patent Info (Count) # Cites Year
 
HYNIX SEMICONDUCTOR INC. (4)
7,932,758 Delay locked loop circuit and operation method thereof 0 2009
7,969,213 DLL circuit 2 2009
8,610,475 Integrated circuit 0 2010
8,106,694 DLL circuit 0 2011
 
INDUSTRY-ACADEMIC COOPERATION FOUNDATION, YONSEI UNIVERSITY (1)
8,049,543 Delay locked loop, electronic device including the same, and method of operating the same 4 2009
 
INTERNATIONAL BUSINESS MACHINES CORPORATION (1)
8,400,845 Column address strobe write latency (CWL) calibration in a memory system 0 2011
 
MICRON TECHNOLOGY, INC. (1)
8,643,418 Apparatus and methods for altering the timing of a clock signal 0 2011
 
NATIONAL CHUNG CHENG UNIVERSITY (1)
8,294,498 Clock de-skewing delay locked loop circuit 0 2011
 
PS4 LUXCO S.A.R.L. (1)
7,932,759 DLL circuit and control method therefor 2 2009
 
SUNPLUS TECHNOLOGY CO., LTD. (1)
8,076,962 Frequency synthesis system with self-calibrated loop stability and bandwidth 2 2010

Full Text

 
loading....