Method and Apparatus for Small Die Low Power System-on-chip Design with Intelligent Power Supply Chip

Number of patents in Portfolio can not be more than 2000

United States of America Patent

SERIAL NO

12772803

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A method and system of system-on-chip design that provides the benefits of reduced design time, a smaller die size, lower power consumption, and reduced costs in chip design and production. The process seeks to remove the worst performance and worst power case scenarios from the design and application phases. This is accomplished by planning the power supply voltage in the design phase along with its tolerance with process corner and temperature combinations. The established plan is then applied with communications between power supply integrated circuits and load system-on-chip.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
DIALOG SEMICONDUCTOR INC675 CAMPBELL TECHNOLOGY PARKWAY SUITE 150 CAMPBELL CA 95008

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Jin, Xuecheng Palo Alto, US 21 616
Kesterson, John W San Jose, US 14 584
Malinin, Andrey B Fort Collins, US 12 149

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation