METHOD FOR MAKING INTEGRATED CIRCUIT DEVICE

Number of patents in Portfolio can not be more than 2000

United States of America Patent

APP PUB NO 20100317179A1
SERIAL NO

12382419

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A method for making an integrated circuit device by: forming a plurality of transistors on a semiconductor substrate; forming multilayer interconnects by depositing a layer of metal; patterning the metal layer; depositing a first dielectric material, depositing a second dielectric material, patterning the first and second dielectric materials; and depositing a via filling metal material into the patterned areas; or, alternatively, by forming transistors on a substrate; depositing one of an electrically insulating or electrically conducting material; patterning said one of an electrically insulating or electrically conducting material; and depositing the other of the electrically insulating or electrically conducting material, so as to form a layer over said transistors having both electrically insulating and electrically conducting portions; wherein the first dielectric material, which is an organosiloxane material, and the electrically insulating material each has a carbon to silicon ratio of 1.5 to 1 or more.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
SILECS OYESPOO FINLAND ESPOO SOUTHERN FINLAND

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
HACKER, Nigel Livermore, US 20 375
HADZIC, Admir Helsinki, FI 30 613
KYLMA, Janne Helsinki, FI 6 59
PAULASAARI, Jyri Turku, FI 15 47
PIETIKAINEN, Jarkko Helsinki, FI 5 16
RANTALA, Juha T Espoo, FI 39 281
TORMANEN, Turo T Espoo, FI 2 6

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation