DEMODULATION DEVICE, RECEPTION DEVICE, AND DEMODULATION METHOD

Number of patents in Portfolio can not be more than 2000

United States of America Patent

APP PUB NO 20100323648A1
SERIAL NO

12745172

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A device mitigates reduction in reception performance caused by a harmonic component of a clock used for demodulation. The device includes a tuner performing frequency conversion by multiplying a received signal by a signal having a frequency corresponding to a frequency of a desired signal included in the received signal, and outputting the obtained frequency-converted signal; and a demodulation section generating a demodulated signal by demodulating the frequency-converted signal. The demodulation section operates in response to a master clock having a frequency corresponding to the frequency of the desired signal.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
PANASONIC CORPORATIONOSAKA

International Classification(s)

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Soga, Shigeru Hyogo, JP 18 186
Takano, Haruka Osaka, JP 23 177

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation