METHOD FOR MANUFACTURING A CHIP RESISTOR HAVING A LOW RESISTANCE

Number of patents in Portfolio can not be more than 2000

United States of America Patent

APP PUB NO 20110089025A1
SERIAL NO

12582154

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

The present invention relates to a method for manufacturing a chip resistor having a low resistance. The method includes the following steps: (a) providing a substrate having a top surface; (b) sputtering a conducting layer directly on the top surface of the substrate, so that the conducting layer and the substrate contact each other, wherein the material of the conducting layer comprises nickel or copper; and (c) plating at least one metal layer directly on the conducting layer, so that the metal layer and the conducting layer contact each other, wherein the material of the metal layer comprises nickel or copper, and the conducting layer and the metal layer provide a resistive layer. As a result, the resistive layer has a precise pattern, and the duration of sputtering is reduced, so the yield rate and the efficiency are improved and the manufacturing cost is cut down.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
YAGEO CORPORATIONKAOHSIUNG CITY

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Chen, Tsai-Hu Kaohsiung, TW 3 34
Chian, Ian-Wei Kaohsiung, TW 2 12
Kong, Wen-Hsiang Kaohsiung, TW 1 7
Lin, Mei-Ling Kaohsiung, TW 11 55
Wu, Wen-Cheng Kaohsiung, TW 18 44
Yang, Chih-Chung Kaohsiung, TW 37 152

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation