METHOD OF MANUFACTURING CMOS IMAGE SENSOR USING DOUBLE HARD MASK LAYER

Number of patents in Portfolio can not be more than 2000

United States of America Patent

APP PUB NO 20110164161A1
SERIAL NO

12996999

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

Disclosed is a method of manufacturing a CMOS image sensor, capable of forming silicide in a logic region and facilitating ion implantation into a pixel region while keeping a hard mask layer in a thin thickness without performing a process for removing the hard mask layer. The critical dimension is easily controlled when forming a gate pattern and the uniformity in the critical dimension of a gate photoresist pattern is improved. The method includes the steps of forming a gate conductive layer on a substrate on which a pixel region and a logic region are defined; forming a hard mask pattern on the gate conductive layer in such a manner that a thickness of the hard mask pattern in the pixel region is thicker than a thickness of the hard mask pattern in the logic region; forming a gate pattern in the pixel region and the logic region by etching the gate conductive layer using the hard mask pattern as an etching barrier; removing the hard mask pattern remaining in the logic region; and forming silicide in the logic region.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
INTELLECTUAL VENTURES II LLC251 LITTLE FALLS DRIVE WILMINGTON DE 19808

International Classification(s)

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Back, Woon-Suck Chungcheongbuk-do, KR 1 1

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation