INTEGRATED CIRCUIT PACKAGE STACKING SYSTEM WITH LEAD OVERLAP AND METHOD OF MANUFACTURE THEREOF

Number of patents in Portfolio can not be more than 2000

United States of America Patent

APP PUB NO 20110248391A1
SERIAL NO

12782164

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A method of manufacture of an integrated circuit package stacking system includes: providing a bottom package including: providing a first lead frame, forming a bottom package body having the first lead frame in an off-centered parting line position, and forming bottom connection leads of the first lead frame for providing coplanar contacts at an end of the bottom connection leads; mounting a top package on the bottom package including: providing a second lead frame, forming a top package body on the second lead frame, and reforming top connection leads of the second lead frame for over-lapping contact areas on the bottom connection leads of the bottom package; and applying a conductive adhesive on the contact areas for electrically connecting the top connection leads and the bottom connection leads.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
STATS CHIPPAC LTDSINGAPORE SINGAPORE

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Jin, Wei Qiang Shanghai, CN 3 7
Wang, Ya Ping Shanghai, CN 8 26
Yee, Jae Hak Shanghai, CN 36 1001

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation