SEMICONDUCTOR PACKAGE PROCESS WITH IMPROVED DIE ATTACH METHOD FOR ULTRATHIN CHIPS

Number of patents in Portfolio can not be more than 2000

United States of America Patent

APP PUB NO 20110294262A1
SERIAL NO

12790801

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A semiconductor packaging process with improved die attach method for ultrathin chips package comprises the steps of providing a semiconductor wafer having a wafer frontside and a wafer backside with a plurality of integrated circuit chips (IC chips) formed on the wafer frontside; adhering a supporting substrate onto the wafer frontside through a bonding layer to form a wafer combo; grinding the wafer backside with the supporting substrate and the wafer bonded together; dicing the wafer combo into a plurality of die combos each comprising a substrate piece stacked on top of an IC chip bonded by a bonding layer piece; attaching a die combo onto a die pad of a lead frame with a bottom of the IC chip connected to the lead frame thereof; and removing the substrate piece with the bonding layer piece from the top surface of the IC chip.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
ALPHA AND OMEGA SEMICONDUCTOR INCORPORATED475 OAKMEAD PKWY SUNNYVALE CA 94085

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Bao, Lihua Shanghai, CN 4 18
Chen, Wei Shanghai, CN 1754 22239
Chen, Yi Shanghai, CN 401 3152
Duan, Lei Shanghai, CN 35 1338
Huang, Ping Shanghai, CN 160 2281
Wu, Ruisheng Shanghai, CN 10 88

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation