Method and system for a glitch correction in an all digital phase lock loop

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 8222939
APP PUB NO 20120013363A1
SERIAL NO

12838754

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

The present invention relates to a method and system for glitch correction in an all digital phase lock loop. An all digital phase lock loop can include a phase error signal generation unit, a multi-phase oscillator, a glitch correction unit, and a phase to digital converter. The phase to digital converter receives a multi-phase signal from the multi-phase oscillator and generates a phase signal. The error signal generation unit receives the phase signal and a reference phase signal and generates a phase error signal, which is fed to the glitch correction unit. The glitch correction unit removes the glitches in the phase error signal by a portion of the phase error signal. The phase lock loop can also include a phase rotator and a calibration block. The calibration block instructs the phase rotator to rotate the multi-phase signal by the phase rotation which generates the minimum number of glitches.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
PANASONIC CORPORATION1006 OAZA KADOMA KADOMA-SHI OSAKA 5718501 ?5718501

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Liang, Paul Cheng-Po TaiChung, TW 31 967
Strandberg, Richard Fremont, US 2 53
Takinami, Koji Yokohama, JP 48 1042

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation