US Patent Application No: 2012/0039,139

Number of patents in Portfolio can not be more than 2000

Memory Systems and Methods for Dividing Physical Memory Locations Into Temporal Memory Locations




Loading Importance Indicators... loading....


See full text

Described are memory modules that support dynamic point-to-point extensibility using fixed-width memory die. The memory modules include data-width translators that allow the modules to vary the effective width of their external memory interfaces without varying the width of the internal memory interfaces extending between the translators and associated fixed-width dies. The data-width translators use a data-mask signal to selectively prevent memory accesses to subsets of physical addresses. This data masking divides the physical address locations into two or more temporal subsets of the physical address locations, effectively increasing the number of uniquely addressable locations in a given module. Reading temporal addresses in write order can introduce undesirable read latency. Some embodiments reorder read data to reduce this latency.

Loading the Abstract Image... loading....

First Claim

See full text


Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddressTotal Patents

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]


Inventor Name Address # of filed Patents Total Citations
Shaeffer, Ian San Jose, US 74 432

Cited Art Landscape

  • No Cited Art to Display

Patent Citation Ranking

Forward Cite Landscape

  • No Forward Cites to Display