METHOD AND CIRCUIT FOR REDUCING NOISE IN A CAPACITIVE SENSING DEVICE

Number of patents in Portfolio can not be more than 2000

United States of America Patent

APP PUB NO 20120043972A1
SERIAL NO

12859944

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A capacitive sensing circuit is provided. The capacitive sensing circuit includes a first capacitor and a charge-to-voltage converter circuit coupled to the first capacitor. The charge-to-voltage converter circuit includes a first current source that provides a first current to the first capacitor to charge the first capacitor and generate a time-varying voltage. The capacitive sensing circuit also includes a voltage-to-charge converter circuit coupled to the charge-to-voltage converter circuit, wherein the voltage-to-charge converter circuit samples the time-varying voltage and converts the time-varying voltage into a sampled charge at a predetermined sampling frequency. The capacitive sensing circuit further includes an integrator circuit coupled to the voltage-to-charge circuit, wherein the integrator circuit receives the sampled charge and integrates the sampled charge.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
INTEGRATED DEVICE TECHNOLOGY INC6024 SILVER CREEK VALLEY ROAD SAN JOSE CA 95138

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
JAYARAMAN, Arun San Ramon, US 15 197

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation