Conditional selection of data elements

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 9753724
APP PUB NO 20120089817A1
SERIAL NO

13200348

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A data processing apparatus, method and computer program that perform an operation on one data element such as a register and conditionally select either that register or a further register on which no operation has been performed. The apparatus includes an instruction decoder configured to decode at least one conditional select instruction specifying a primary source register, a secondary source register, a destination register, a condition, and an operation to be performed on a data element from the secondary source register. Data processing operations are controlled by the instruction decoder and the data processor is responsive to the decoded at least one conditional select instruction where the condition does not have the predetermined outcome to form the resultant data element from the data element from the primary register and to store the resultant data element in the destination register.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddressTotal Patents
ARM LIMITEDCAMBRIDGE1358

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

  • No Inventor to display

Cited Art Landscape

Patent Info (Count) # Cites Year
 
QUALCOMM INCORPORATED (1)
2006/0236,078 System and method wherein conditional instructions unconditionally provide output 19 2005
 
ARM LIMITED (1)
* 2007/0208,924 Handling of Conditional Instructions in a Data Processing Apparatus 18 2004
 
SONY CORPORATION (1)
* 2010/0134,330 ARITHMETIC DECODING APPARATUS 9 2009
 
Idea Corporation (1)
2002/0002,666 CONDITIONAL OPERAND SELECTION USING MASK OPERATIONS 33 1998
 
INTEL CORPORATION (1)
5537560 Method and apparatus for conditionally generating a microinstruction that selects one of two values based upon control states of a microprocessor 20 1994
 
TEXAS INSTRUMENTS INCORPORATED (1)
* 5805913 Arithmetic logic unit with conditional register source selection 114 1993
 
NVIDIA CORPORATION (1)
* 2006/0149,803 Multipurpose functional unit with multiply-add and format conversion pipeline 15 2004
 
AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD. (1)
2005/0257,032 Accessing a test condition 2 2005
* Cited By Examiner

Patent Citation Ranking

Forward Cite Landscape

  • No Forward Cites to Display

Maintenance Fees

Fee Large entity fee small entity fee micro entity fee due date
3.5 Year Payment $1600.00 $800.00 $400.00 Mar 5, 2021
7.5 Year Payment $3600.00 $1800.00 $900.00 Mar 5, 2025
11.5 Year Payment $7400.00 $3700.00 $1850.00 Mar 5, 2029
Fee Large entity fee small entity fee micro entity fee
Surcharge - 3.5 year - Late payment within 6 months $160.00 $80.00 $40.00
Surcharge - 7.5 year - Late payment within 6 months $160.00 $80.00 $40.00
Surcharge - 11.5 year - Late payment within 6 months $160.00 $80.00 $40.00
Surcharge after expiration - Late payment is unavoidable $700.00 $350.00 $175.00
Surcharge after expiration - Late payment is unintentional $1,640.00 $820.00 $410.00