
US Patent Application No: 2012/0134,193
Number of patents in Portfolio can not be more than 2000
SEMICONDUCTOR DEVICE HAVING PLURAL MEMORY CHIP
Stats
-
May 31, 2012
Publication date -
Nov 3, 2011
filing date -
13/288,631
serial no -
Published
status
Importance
Abstract
A semiconductor device includes a stacked plurality of memory chips. The memory chips each include a plurality of memory banks, a plurality of read/write buses that are assigned to the respective memory banks, and a plurality of penetration electrodes that are assigned to the respective read/write buses and arranged through the memory chip. Penetration electrodes arranged in the same positions as seen in a stacking direction are connected in common between the chips. In response to an access request, the memory chips activate the memory banks that are arranged in respective different positions as seen in the stacking direction, whereby data is simultaneously input/output via the penetration electrodes that lie in different planar positions.
First Claim
Related Publications
International Classification(s)
- [Classification Symbol]
- [Patents Count]