Semiconductor device and method of controlling the same

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 8537626
APP PUB NO 20120134222A1
SERIAL NO

13317595

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A semiconductor device includes a data input/output circuit connected to the memory cell array via a sense circuit, and an access control circuit that controls access to the memory cell array. The access control circuit includes: a first signal unit outputting a first signal for activating or inactivating a word line; a second signal unit outputting a second signal for activating or inactivating a bit line and the sense circuit; a third signal unit outputting a third signal for starting or stopping a supply of an overdrive voltage to the sense circuit; and a fourth signal unit outputting a fourth signal for inactivating the word line. The period during which the third signal remains activated is determined in accordance with the magnitude of an external voltage. In the fourth signal unit, the timing to generate the fourth signal is determined independently of the magnitude of the external voltage.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddressTotal Patents
LONGITUDE SEMICONDUCTOR S.A.R.L.LUXEMBOURG, LU2041

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Fujisawa, Hiroki Tokyo, JP 154 1154
Ureshino, Kazuhisa Tokyo, JP 1 1

Cited Art Landscape

Patent Info (Count) # Cites Year
 
FUJITSU LIMITED (2)
6862237 Data access method of semiconductor memory device and semiconductor memory device 6 2002
2003/0123,298 Data access method of semiconductor memory device and semiconductor memory device 2 2002
 
HYNIX SEMICONDUCTOR INC. (1)
* 7554864 Semiconductor memory device including a global input/output line of a data transfer path and its surrounding circuits 2 2007
 
HYUNDAI ELECTRONICS INDUSTRIES CO., LTD. (1)
* 6288947 Data output apparatus guaranteeing complete data transfer using delayed time in memory device having pipelatch circuits 9 2000
* Cited By Examiner

Patent Citation Ranking

Forward Cite Landscape

Patent Info (Count) # Cites Year
 
LONGITUDE SEMICONDUCTOR S.A.R.L. (2)
* 8769194 Information processing system including semiconductor device having self-refresh mode 0 2012
* 2013/0031,305 INFORMATION PROCESSING SYSTEM INCLUDING SEMICONDUCTOR DEVICE HAVING SELF-REFRESH MODE 2 2012
* Cited By Examiner

Maintenance Fees

Fee Large entity fee small entity fee micro entity fee due date
3.5 Year Payment $1600.00 $800.00 $400.00 Mar 17, 2017
7.5 Year Payment $3600.00 $1800.00 $900.00 Mar 17, 2021
11.5 Year Payment $7400.00 $3700.00 $1850.00 Mar 17, 2025
Fee Large entity fee small entity fee micro entity fee
Surcharge - 3.5 year - Late payment within 6 months $160.00 $80.00 $40.00
Surcharge - 7.5 year - Late payment within 6 months $160.00 $80.00 $40.00
Surcharge - 11.5 year - Late payment within 6 months $160.00 $80.00 $40.00
Surcharge after expiration - Late payment is unavoidable $700.00 $350.00 $175.00
Surcharge after expiration - Late payment is unintentional $1,640.00 $820.00 $410.00