
US Patent Application No: 2012/0139,112
Number of patents in Portfolio can not be more than 2000
Selective Seed Layer Treatment for Feature Plating
Stats
-
Jun 7, 2012
Publication date -
Dec 2, 2010
filing date -
12/958,638
serial no -
Published
status
Importance
Abstract
Conventional metallization processes fail at high density or small feature size patterns. For example, during patterning dry films may collapse or lift-off resulting in short circuits or open circuits in the metallization pattern. An exemplary method for metallization of integrated circuits includes forming features such as trenches, pads, and planes in a dielectric layer and depositing and selectively treating a seed layer in desired features of the dielectric layer. The treated regions of the seed layer may be used as a seed for electroless deposition of conductive material, such as copper, into the features. When the seed layer is a catalytic ink, the seed layer may be treated by curing the catalytic ink with a laser.
First Claim
Related Publications
International Classification(s)
- [Classification Symbol]
- [Patents Count]