PACKAGING STRUCTURE

Number of patents in Portfolio can not be more than 2000

United States of America Patent

SERIAL NO

13448706

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A package structure and a package process are proposed in using pillar bumps to connect an upper second chip and through silicon vias of a lower first chip, wherein a gap between the first chip and the second chip can be controlled by adjusting a height of the pillar bumps. In other words, the pillar bumps compensate the height difference between the first chip and a molding compound surrounding the first chip so as to ensure the bondibility between the pillar bumps and the corresponding through silicon vias and improve the process yield. Furthermore, the pillar bumps maintain the gap between the second chip and the molding compound for allowing an underfill being properly filled into the space between the first chip and the second chip.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
ADVANCED SEMICONDUCTOR ENGINEERING INC26 CHIN 3RD ROAD NANZIH DIST KAOHSIUNG 811

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Chang, Hui-Shan Taoyuan County, TW 17 317
Chang, Wen-Hsiung Hsinchu City, TW 41 740
Chen, Jen-Chuan Taoyuan County, TW 21 654
Shen, Chi-Chih Kaohsiung City, TW 42 687

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation