UTILIZING A JUMPER CHIP IN PACKAGES WITH LONG BONDING WIRES

Number of patents in Portfolio can not be more than 2000

United States of America Patent

APP PUB NO 20120286409A1
SERIAL NO

13104191

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A combination for electrically connecting an integrated circuit (14) to a lead frame package (18) comprises a first jumper chip (16) and a plurality of bonding wires (20) including at least a first bonding wire and a second bonding wire. The first bonding wire extends between and electrically connects the first jumper chip (16) and the lead frame package (18). Additionally, the second bonding wire extends between and electrically connects the first jumper chip (16) and the integrated circuit (14). The plurality of bonding wires (20) can further include a third bonding wire that extends between and electrically connects the integrated circuit (14) and the lead frame package (18). Further, the combination can also comprise a second jumper chip (216B), and the plurality of bonding wires (20) can further include a third bonding wire and a fourth bonding wire. The third bonding wire can extend between and electrically connect the second jumper chip (216B) and the lead frame package (18). Additionally, the fourth bonding wire can extend between and electrically connect the second jumper chip (216B) and the integrated circuit (14).

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
INTEGRATED DEVICE TECHNOLOGY INC6024 SILVER CREEK VALLEY ROAD SAN JOSE CA 95138

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Shah, Jitesh Fremont, US 14 79
Torcuato, Rey San Jose, US 3 25

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation