LOW PROFILE PACKAGE AND METHOD

Number of patents in Portfolio can not be more than 2000

United States of America Patent

APP PUB NO 20120326300A1
SERIAL NO

13168701

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

In a method aspect, a multiplicity of ICs are attached to routing on a structurally supportive carrier (such as a wafer). The dice are encapsulated and then both the dice and the encapsulant layer are thinned with the carrier in place. A second routing layer is formed over the first encapsulant layer and conductive vias are provided to electrically couple the first and second routing layers as desired. External I/O contacts (e.g. solder bumps) are provided to facilitate electrical connection of the second routing layer (or a subsequent routing layer in stacked packages) to external devices. A contact encapsulant layer is then formed over the first encapsulant layer and the second routing layer in a manner that embeds the external I/O contacts at least partially therein. After the contact encapsulant layer has been formed, the carrier itself may be thinned significantly and singulated to provide a number of very low profile packages. The described approach can also be used to form stacked multi-chip packages.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
NATIONAL SEMICONDUCTOR CORPORATION2900 SEMICONDUCTOR DRIVE SANTA CLARA CA 95051

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
FENG, Tao Santa Clara, US 163 918
NGUYEN, Hau T San Jose, US 4 74
PODDAR, Anindya Sunnyvale, US 88 730
PRABHU, Ashok S San Jose, US 39 477
WONG, Will K Belmont, US 11 69

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation