DELAY CIRCUIT AND DELAY STAGE THEREOF

Number of patents in Portfolio can not be more than 2000

United States of America Patent

APP PUB NO 20130057322A1
SERIAL NO

13226269

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A delay circuit includes at least a delay stage. The delay stage includes an inverting receiver, a capacitive element, an output inverter, and a feedback transistor. The inverting receiver includes a resistive element. An input node of the inverting receiver receives an input signal, and the resistive element is coupled to an output node and an internal node of the inverting receiver. A capacitive element is coupled to the output node of the inverting receiver. An input node of the output inverter is coupled to the output node of the inverting receiver, and an output node of the output inverter outputs an output signal of the delay stage. The feedback transistor is coupled between the output node and the input node of output inverter, such that the feedback transistor compensates a delay time of the inverting receiver as at least one of a process, a supply-voltage, and a temperature varies.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
ELITE SEMICONDUCTOR MEMORY TECHNOLOGY INCNO 23 INDUSTRY E RD SCIENCE-BASED INDUSTRIAL PARK HSINCHU 300

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
CHOU, MING-CHUNG HSINCHU CITY, TW 5 18

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation