Methods for manufacturing integrated circuit devices having features with reduced edge curvature

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 8609550
APP PUB NO 20130065380A1
SERIAL NO

13350523

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A structure, such as an integrated circuit device, is described that includes a line of material with critical dimensions which vary within a distribution substantially less than that of a mask element, such as a patterned resist element, used in etching the line. Techniques are described for processing a line of crystalline phase material which has already been etched using the mask element, in a manner which straightens an etched sidewall surface of the line. The straightened sidewall surface does not carry the sidewall surface variations introduced by photolithographic processes, or other patterning processes, involved in forming the mask element and etching the line.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
SYNOPSYS INC675 ALMANOR AVENUE SUNNYVALE CA 94085

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Bomholt, Lars Feusisberg, CH 10 109
Moroz, Victor Saratoga, US 168 4409

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation