Packet processing in a parallel processing environment

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 9787612
APP PUB NO 20130070588A1
SERIAL NO

13487361

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

Processing packets in a system that includes a plurality of interconnected processing cores is described. The processing includes receiving packets into one or more queues, associating at least some nodes in a hierarchy of nodes with at least one of the queues, and at least some of the nodes with a rate, mapping a set of one or more nodes to a processor core based on a level in the hierarchy of the nodes in the set and at least one rate associated with a node not in the set, and processing the packets in the mapped processor cores according to the hierarchy.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddressTotal Patents
MELLANOX TECHNOLOGIES LTD.YOKNEAM255

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

  • No Inventor to display

Cited Art Landscape

Patent Info (Count) # Cites Year
 
Other [Check patent profile for assignment information] (1)
2005/0141,503 Distriuted packet processing system with internal load distributed 25 2004
 
ZETTACOM, INC. (1)
* 6959002 Traffic manager for network switch port 74 2001
 
ERICSSON AB (1)
* 2004/0081,091 Priority-based efficient fair queuing for quality of service classificatin for packet processing 5 2002
 
Entridia Corporation (1)
2003/0046,429 Static data item processing 33 2001
 
CISCO TECHNOLOGY, INC. (2)
* 7321940 Iterative architecture for hierarchical scheduling 17 2003
2006/0206,620 Method and apparatus for unified exception handling with distributed exception identification 4 2006
 
ALCATEL-LUCENT CANADA INC. (1)
6438134 Two-component bandwidth scheduler having application in multi-class digital communications systems 149 1998
 
JUNIPER NETWORKS, INC. (3)
7830889 Systems for scheduling the transmission of data in a network device 11 2003
7395538 Scalable packet processing systems and methods 10 2003
* 7554919 Systems and methods for improving packet scheduling accuracy 8 2004
 
MELLANOX TECHNOLOGIES LTD. (1)
7539845 Coupling integrated circuits in a parallel processing environment 51 2006
 
THE RESEARCH FOUNDATION FOR THE STATE UNIVERSITY OF NEW YORK (1)
* 7305486 System and method for fast, reliable byte stream transport 35 2001
 
PROVENANCE ASSET GROUP LLC (1)
5850399 Hierarchical packet scheduling method and apparatus 204 1998
 
TELLABS COMMUNICATIONS CANADA, LTD. (1)
2006/0233,100 Application aware traffic shaping service node positioned between the access and core networks 35 2005
 
MASSACHUSETTS INSTITUTE OF TECHNOLOGY (1)
7394288 Transferring data in a parallel processing environment 133 2005
 
ALCATEL CANADA INC. (1)
* 6657955 Buffering system employing per traffic flow accounting congestion control 29 1999
 
FORCE10 NETWORKS, INC. (1)
* 7006513 Method and system for pipelining packet selection 7 2001
 
INTEL CORPORATION (11)
* 7061867 Rate-based scheduling for packet applications 5 2002
* 2004/0054,811 Processing a network packet using queues 3 2002
* 2004/0059,828 DSL transmit traffic shaper structure and procedure 14 2002
2005/0138,366 IPSec acceleration using multiple micro engines 6 2003
* 2006/0070,054 Updating instructions executed by a multi-core processor 10 2004
* 2006/0133,369 Adaptive threads assignment for receiving packets 3 2004
* 2006/0140,201 Hierarchical packet scheduler using hole-filling and multiple packet buffering 7 2004
* 2006/0153,184 Reducing memory access bandwidth consumption in a hierarchical packet scheduler 6 2004
* 2006/0140,192 Flexible mesh structure for hierarchical scheduling 3 2004
* 2007/0130,445 Heterogeneous multi-core processor having dedicated connections between processor cores 22 2005
* 2007/0223,504 Efficient sort scheme for a hierarchical scheduler 5 2006
 
SARNOFF CORPORATION (1)
5224100 Routing technique for a hierarchical interprocessor-communication network between massively-parallel processors 93 1991
 
F. POSZAT HU, L.L.C. (1)
* 6754223 Integrated circuit that processes communication packets with co-processor circuitry to determine a prioritized processing order for a core processor 28 2000
 
CAVIUM, INC. (3)
* 2004/0202,319 Apparatus and method for allocating resources within a security processor 31 2003
* 2004/0205,331 Apparatus and method for allocating resources within a security processing architecture using multiple groups 15 2003
* 2005/0060,558 Apparatus and method for allocating resources within a security processing architecture using multiple queuing mechanisms 25 2003
* Cited By Examiner

Patent Citation Ranking

Forward Cite Landscape

  • No Forward Cites to Display

Maintenance Fees

Fee Large entity fee small entity fee micro entity fee due date
3.5 Year Payment $1600.00 $800.00 $400.00 Apr 10, 2021
7.5 Year Payment $3600.00 $1800.00 $900.00 Apr 10, 2025
11.5 Year Payment $7400.00 $3700.00 $1850.00 Apr 10, 2029
Fee Large entity fee small entity fee micro entity fee
Surcharge - 3.5 year - Late payment within 6 months $160.00 $80.00 $40.00
Surcharge - 7.5 year - Late payment within 6 months $160.00 $80.00 $40.00
Surcharge - 11.5 year - Late payment within 6 months $160.00 $80.00 $40.00
Surcharge after expiration - Late payment is unavoidable $700.00 $350.00 $175.00
Surcharge after expiration - Late payment is unintentional $1,640.00 $820.00 $410.00