Alignment of instructions and replies across multiple devices in a cascaded system, using buffers of programmable depths
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
May 6, 2014
Grant Date -
Apr 25, 2013
app pub date -
Dec 11, 2012
filing date -
Oct 8, 2003
priority date (Note) -
In Force
status (Latency Note)
Importance
Abstract
Buffers of programmable depths are used in the instruction and reply paths of cascaded devices to account for possible differences in latencies between the devices. The buffers may be enabled or bypassed such that the alignment of instruction and result may be performed at the boundaries between separate groups of devices having different instruction latencies.
First Claim
Family
International Classification(s)
Cited Art Landscape
Patent Citation Ranking
Advertisement
Advertisement
Advertisement
Recipient Email Address
Recipient Email Address
Comment
Recipient Email Address
Add to Portfolio(s)
To add this patent to one, or more, of your portfolios, simply click the add button.
This Patent is in these Portfolios:
Add to additional portfolios:
Last Refreshed On:
Changes done successfully