Recessed single crystalline source and drain for semiconductor-on-insulator devices

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 8742503
APP PUB NO 20130105898A1
SERIAL NO

13285162

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

After formation of a gate stack, regions in which a source and a drain are to be formed are recessed through the top semiconductor layer and into an upper portion of a buried single crystalline rare earth oxide layer of a semiconductor-on-insulator (SOI) substrate so that a source trench and drain trench are formed. An embedded single crystalline semiconductor portion epitaxially aligned to the buried single crystalline rare earth oxide layer is formed in each of the source trench and the drain trench to form a recessed source and a recessed drain, respectively. Protrusion of the recessed source and recessed drain above the bottom surface of a gate dielectric can be minimized to reduce parasitic capacitive coupling with a gate electrode, while providing low source resistance and drain resistance through the increased thickness of the recessed source and recessed drain relative to the thickness of the top semiconductor layer.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
GLOBALFOUNDRIES U S INC400 STONEBREAK ROAD EXTENSION MALTA NY 12020

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Cheng, Kangguo Guilderland, US 3099 32749
Ervin, Joseph Wappingers Falls, US 69 458
Pei, Chengwen Danbury, US 159 1731
Todi, Ravi M Poughkeepsie, US 55 451
Wang, Geng Stormville, US 214 2625

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation