MASTER SLAVE FLIP-FLOP WITH LOW POWER CONSUMPTION

Number of patents in Portfolio can not be more than 2000

United States of America Patent

APP PUB NO 20130147534A1
SERIAL NO

13605984

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

In a master-slave D flip-flop, the master latch has first and second three-state stages and a feedback stage for positive feedback from the data outputs of the first and second three-state stages to the data input of the second three-state stage. The slave latch has third and fourth three-state stages and a feedback stage for positive feedback from the data outputs of the third and fourth three-state stages to the data input of the fourth three-state stage. Clock signals are applied from a clock signal source to the clock inputs of a clock switch element in one of the three-state stages whose clock signal is shared with another of the three-state stages, reducing the number of clock switches and clock switch power consumption. Data inverters also may be shared between a three-state stage of the master latch and a three-state stage of the slave latch.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
SHENZHEN XINGUODU TECHNOLOGY CO LTD17TH FLOOR JINSONG MANSION TERRA INDUSTRIAL & TRADE PARK FUTIAN SHENZHEN

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Cheng, Zhihong Suzhou, CN 18 81
Nie, Shixiang Suzhou, CN 4 25
Wang, Yang Suzhou, CN 887 5589

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation