Sampling
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
Oct 1, 2013
Grant Date -
Jun 13, 2013
app pub date -
Dec 12, 2012
filing date -
Jan 26, 2009
priority date (Note) -
In Force
status (Latency Note)
Importance
Abstract
There is disclosed current-mode time-interleaved sampling circuitry configured to be driven by substantially sinusoidal clock signals. Such circuitry may be incorporated in ADC circuitry, for example as integrated circuitry on an IC chip. The disclosed circuitry is capable of calibrating itself without being taken off-line.
First Claim
Family
International Classification(s)
Cited Art Landscape
Patent Citation Ranking
Advertisement
Advertisement
Advertisement
Recipient Email Address
Recipient Email Address
Comment
Recipient Email Address
Add to Portfolio(s)
To add this patent to one, or more, of your portfolios, simply click the add button.
This Patent is in these Portfolios:
Add to additional portfolios:
Last Refreshed On:
Changes done successfully