Tracking cell and method for semiconductor memories
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
Mar 4, 2014
Grant Date -
Jun 13, 2013
app pub date -
Dec 7, 2011
filing date -
Dec 7, 2011
priority date (Note) -
In Force
status (Latency Note)
Importance
Abstract
A semiconductor memory includes a memory array having at least one bit line, a tracking bit line, and a global tracking circuit. The tracking bit line is configured to emulate a voltage transition of the at least one bit line. The global tracking circuit is configured to generate a timing signal for generating a negative voltage with respect to ground on the at least one bit line of the memory array.
First Claim
Family
International Classification(s)
Cited Art Landscape
Patent Citation Ranking
Advertisement
Advertisement
Advertisement
Recipient Email Address
Recipient Email Address
Comment
Recipient Email Address
Add to Portfolio(s)
To add this patent to one, or more, of your portfolios, simply click the add button.
This Patent is in these Portfolios:
Add to additional portfolios:
Last Refreshed On:
Changes done successfully