ELECTRONIC CIRCUIT AND ARBITRATION METHOD

Number of patents in Portfolio can not be more than 2000

United States of America Patent

APP PUB NO 20130246727A1
SERIAL NO

13715607

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

An electronic circuit including, a plurality of memory masters that access a memory, and an arbitration circuit that arbitrates between the plurality of memory masters requesting access to the memory. The arbitration circuit performs the following processing, when one of the plurality of memory masters has succeeded in accessing the memory, priority of the one memory master is decreased, and priority of the other one of the plurality of masters is increased, for each of the plurality of memory masters, a correction value to be applied to the priority is determined according to the number of accesses made to the memory during a certain past period, and permission to access the memory is granted to a memory master selected from along the plurality of memory masters according to the priority corrected by adding the correction value.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
PFU LIMITED98-2 NU UNOKE KAHOKU-SHI ISHIKAWA 929-1192

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Hikono, Atsushi Kahoku-shi, JP 2 64

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation